



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

14

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/459,108	12/10/1999	THOMAS F. KNIGHT	7828-012-999	9655
7590	06/25/2004		EXAMINER	
DAVIS SALZMAN 4407 ELM STREET CHEVY CHASE, MD 20815				DUONG, KHANH B
		ART UNIT	PAPER NUMBER	
		2822		

DATE MAILED: 06/25/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No.	Applicant(s)
	09/459,108	KNIGHT ET AL.
Examiner	Art Unit	
Khanh Duong	2822	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 12 April 2004.  
 2a) This action is FINAL.                            2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 86,87,100 and 206-225 is/are pending in the application.  
 4a) Of the above claim(s) 206-225 is/are withdrawn from consideration.  
 5) Claim(s) \_\_\_\_\_ is/are allowed.  
 6) Claim(s) 86,87 and 100 is/are rejected.  
 7) Claim(s) \_\_\_\_\_ is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
     Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
     Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) Notice of References Cited (PTO-892)  
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  
 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
     Paper No(s)/Mail Date \_\_\_\_\_.

4) Interview Summary (PTO-413)  
     Paper No(s)/Mail Date. \_\_\_\_\_.  
 5) Notice of Informal Patent Application (PTO-152)  
 6) Other: \_\_\_\_\_.

**DETAILED ACTION*****Continued Examination Under 37 CFR 1.114***

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on April 12, 2004 has been entered.

***Response to Preliminary Amendment***

This Office Action is in response to the Amendment filed September 12, 2003.

Accordingly, claim 85 was cancelled, claims 86 and 100 were amended, and claims 206-225 remain withdrawn from consideration as being directed to a non-elected invention.

Currently, claims 86, 87 and 100 are active in the application and an office action on the merits is as follows.

***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

**Claims 86, 87 and 100 are rejected under 35 U.S.C. 102(b) as being anticipated by Jacobsen (U.S. 5,673,131).**

Jacobsen, cited in previous Office Action, discloses a method of coupling signals between electronic devices (half-capacitors) in a modular electronic system (see Fig. 9b; col. 7, lines 11-32) comprising the steps of: locating a first subset of electronic devices (half-capacitor) 216 on a first cylindrical-shaped semiconductor chip; locating a second subset of electronic devices (half-capacitor) 214 on a second cylindrical-shaped semiconductor chip; and aligning and affixing the first and second cylindrical-shaped chips so as to capacitively couple the first and second cylindrical-shaped chips; wherein the first and second cylindrical-shaped chips are affixed to a base substrate 210 or 212 thereby capacitively coupling the first and second cylindrical-shaped chips via the substrate. Since the general conditions taught by Jacobsen are the same as those of the claims, it must be inherent that a signal related to the signals applied to the first half-capacitor 216 is received via the second half-capacitor 214.

Re amended claims 86, 87 and 100, Jacobsen further discloses in Figs. 3-6 that the semiconductor chips can be formed in a variety of shapes having planar/flat surfaces (see col. 5, lines 22-54). Therefore, in light of Fig. 9b, it must be inherent that the first and second subsets of electronic devices (half-capacitors) are co-planar if they are formed on the planar/flat surfaces of the chips shown in Figs. 3-6.

***Response to Arguments***

Applicant's arguments filed September 12, 2003 have been fully considered but they are not persuasive.

Applicant appears to argue that while Jacobsen discloses forming non-planar devices on cylindrical surface of the fiber optic strand, Jacobsen fails to disclose first and second semiconductor chips being planar, or first and second sets of electronic devices

being coplanar. The Examiner respectfully disagrees because Jacobsen, besides from disclosing cylindrical substrates shown in Fig. 9b, also discloses substrates comprising a variety of other geometric shapes having flat/planar surfaces as shown in Figs. 3 to 6 (see col. 5, lines 22-54). Therefore, the first and second subsets of electronic devices (half-capacitors) of Fig. 9b will inherently become coplanar when they are formed on the opposing flat/planar surfaces of the adjacent substrates of Figs. 3-6.

### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Khanh Duong whose telephone number is (571) 272-1836. The examiner can normally be reached on Monday - Thursday (9:00 AM - 6:00 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on (571) 272-1852. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



KBD



AMIR ZARABIAN  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800